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Compared with the field-effect transistor, the source-gated transistor has a much lower saturation
voltage and higher output impedance. These features are investigated using computer modeling for
amorphous silicon transistors operated at high currents when source barriers are low. In particular,
it is shown that low saturation voltages are maintained at high current and are insensitive to
source-drain separation. Furthermore, the output impedance is preserved even for submicron
source-drain separations. © 2005 American Institute of Physics. fDOI: 10.1063/1.1865348g
The source-gated transistor sSGTd is a unipolar device
that has a much lower saturation voltage and higher output
impedance than a field-effect transistor sFETd.1,2 It is easy to
make using thin film technology since one layer can be
grown on another in any order. Here we are concerned with
the SGT transistor in hydrogenated amorphous silicon
sa-Si:Hd, the most commonly used semiconductor for large
area electronics. It has been shown that saturation voltage
can be as much as a factor of 10 lower in an amorphous
silicon SGT compared with a FET2 which has important im-
plications for device circuits such as those used to address
displays based on organic light emitting diodes. The low
saturation voltage enables transistors to be operated at lower
drain voltages and with a correspondingly lower power dis-
sipation. Furthermore, the SGT in a-Si:H is more stable to
voltage-temperature stressing than an equivalent FET.3 Here
we are concerned with modeling of the SGT to establish
whether the low saturation voltage and high output imped-
ance are preserved at the currents needed to drive light emit-
ting diode arrays. These currents are typically in the micro-
amp region.
A schematic cross section on a SGT is shown in Fig. 1.
The principle of the operation of the SGT differs from that of
the FET where the gate voltage modulates channel conduc-
tance and saturation occurs when the drain region is de-
pleted. In the SGT the current is determined by a reverse
biased barrier and the effect of the electric field. As the drain
voltage increases the depletion region spreads until it reaches
the semiconductor-insulator sS-Id interface. At this drain bias
point sVSATd the current saturates because further increase in
drain voltage only extends the depletion layer towards the
drain contact and there is little effect on the electric field at
the barrier. The values of VSAT can be small if the semicon-
ductor is thin and lightly doped. In the saturated condition
the electric field and the current passing through the source
are controlled by the gate. Therefore the on current is con-
trolled by the effect of the gate voltage on the reverse biased
source barrier of length s. The off current, however, is deter-
mined by the parasitic FET of length d in series with the
gated source sFig. 1d. A chromium Schottky barrier modified
using ion implantation sphosphorous 10 keV, 131014 cm−2d
was used for the source barrier and a compensating implant
BF2 s13 keV, 531013 cm−2d was used to passivate and pro-
vide field relief at the edge of the source barrier.2 In this
device the electric field at the source barrier determines the
magnitude of the electron current passing through the barrier
due to thermionic-field emission.
The experimental transistor characteristics of a SGT are
shown in Fig. 2. The thickness of a-S :H and silicon nitride
was 100 and 300 nm, respectively. It can be seen that the
SGT has a low saturation voltage sVSATd and high output
impedance. Assuming uniform emission over the area of the
source barrier, the current density and the effective barrier
height, FB of the source was determined from the measured
transistor characteristics. According to the model for the
SGT based on thermionic-field emission,2 the transconduc-
tance gm should be proportional to the source current Is
gm = ISaqCSCG/«S«0kTsCS + CGd , s1d
where Is is the current through the reverse biased barrier, Cs
and CG are capacitances per unit area of the semiconductor
and the insulator, respectively, and a is a tunneling constant.
Based on Eq. s1d the tunneling constant a was found to
be ,3 nm which is in good agreement with values obtained
using various amorphous silicon Shottky diodes.4 Further-
more, since
IS = SA*T2 exps− q/kTdfFB − asVSAT/ta-Sidg s2d
and
VSAT = CGsVG − VTd/sCG + CSd + K s3d
the effective barrier height FB can be easily estimated. S and
ta-Si are the area of the source and thickness of the semicon-
ductor sFig. 1d. VT is the threshold voltage of the parasitic
FET and K is a constant, which takes into account the drain
voltage required to deplete the semiconductor from charge at
the S-I interface.
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FIG. 1. Schematic drawing of a SGT structure used in simulations showing
the spreading of the reverse biased source barrier depletion region towards
the semiconductor-insulator interface.
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The barrier height of 0.57 eV determined from these ex-
perimental characteristics was used as an input data for the
simulations. All simulations were done with the developer
version of the ATLAS Silvaco sv.5.7.28.Cd. The magnitude
and shape of the characteristics for simulated and experimen-
tal transistor characteristics per unit width are found to be in
very good agreement sFig. 2d particularly in view of the sen-
sitivity of the current to the barrier height.
While agreement between the magnitude of the current
obtained from modeling was in good agreement with mea-
sured values for high source barriers and low currents, this
was not the case when the source barrier was low and cur-
rents much higher. It was found that modeling always pro-
duced higher currents. This discrepancy is probably due to a
change in the field dependence of the current for high fields
and low barriers and the fact that emission is no longer uni-
form over the source area but confined to the edge of the
source. For high current devices, simulations showed a lat-
eral voltage drop along the S-I interface responsible for cur-
rent crowding near the source edge opposite the drain con-
tact. However, the shape of the transistor characteristics at
higher currents remained in good agreement with that mod-
eled particularly around saturation ssee Fig. 3d.
The transistor characteristics for a high current device
s2.5310−7 A/mmd are shown in Fig. 3. We see that the low
saturation voltage is preserved albeit less well defined in
comparison with low current device ssee Fig. 2d. Further-
more, the output impedance remains high with very little
deterioration even for submicron source-drain separations.
This feature illustrates the good screening of the source from
the drain field provided by this geometry.
The good modeling results around saturation enabled us
to predict the effect of the source-drain separation and the
parasitic FET in series with the source schannel length d in
Fig. 1d. Clearly for a given source current the characteristics
will become increasingly influenced by the parasitic FET as
d increases and the current becomes limited by the FET. This
feature is shown experimentally in Fig. 4sad for a high barrier
device sta-Si=100 nmd. For low source-drain separations the
change of VSAT with VG is in good agreement with the di-
electric model for the SGT2 fdVSAT/dVG=CG / sCG+CSdg
while for large separations it tends to the FET limit for long
channel devices sdVSAT/dVG=1d.5 Computer calculations
fFig. 4sbdg show the same behavior sta-Si=60 nmd. Overall
these results show that VSAT is not strongly dependent on d
and wide variations can be tolerated without large changes in
VSAT. For example, for a source-drain separation as large as
10 mm dVSAT/dVG is still four times lower than a FET.
In conclusion, it has been shown that the shape of the
output characteristics of a SGT having a Shottky barrier
source can be predicted using the SILVACO Atlas program. It
is found that a low VSAT is maintained when the source bar-
riers are low and the current is high. The saturation voltage is
less well defined but the low values should enable circuits to
be operated at lower drain voltages and power dissipation.
The saturation voltage increases with source drain separation
because the current becomes restricted by the parasitic FET
in the extrinsic drain region. However, this effect is less pro-
nounced than expected. It has also been shown that SGT
characteristics can be preserved down to submicron source-
drain separation.
FIG. 2. Normalized transistor characteristic per unit width of experimental
and simulated SGT devices.
FIG. 3. Simulated SGT transistor characteristics for high current devices
with three different source-drain separations.
FIG. 4. The change in saturation voltage with gate voltage for SGTs with a
range of source-drain separation sad experimental and sbd simulated results
sFB=0.4 eV,s=4 mmd.
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The a-Si:H transistors used in this work were made at
Philips Research Laboratories, Redhill, Surrey, UK. The
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